2 9.81 -350 TOPS/W RRAM Compute-in-Memory Macro in 40nm CMOS with Hybrid Offset/IOFF Cancellation and ICELL RBLSL Drop Mitigation - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Samuel D. Spetalnick, Muya Chang, Shota Konno, Brian Crafton, Ashwin Sanjay Lele, Win-San Khwa, Yu-Der Chih, Meng-Fan Chang, Arijit Raychowdhury. 2 9.81 -350 TOPS/W RRAM Compute-in-Memory Macro in 40nm CMOS with Hybrid Offset/IOFF Cancellation and ICELL RBLSL Drop Mitigation. In 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), Kyoto, Japan, June 11-16, 2023. pages 1-2, IEEE, 2023. [doi]

This author has not been identified. Look up 'Samuel D. Spetalnick' in GoogleThis author has not been identified. Look up 'Muya Chang' in GoogleThis author has not been identified. Look up 'Shota Konno' in GoogleThis author has not been identified. Look up 'Brian Crafton' in GoogleThis author has not been identified. Look up 'Ashwin Sanjay Lele' in GoogleThis author has not been identified. Look up 'Win-San Khwa' in GoogleThis author has not been identified. Look up 'Yu-Der Chih' in GoogleThis author has not been identified. Look up 'Meng-Fan Chang' in GoogleThis author has not been identified. Look up 'Arijit Raychowdhury' in Google

runs on WebDSL