The Design of a Hardware Accelerator for Real-Time Complete Visibility Graph Construction and Efficient FPGA Implementation

K. Sridharan, T. K. Priya. The Design of a Hardware Accelerator for Real-Time Complete Visibility Graph Construction and Efficient FPGA Implementation. IEEE Transactions on Industrial Electronics, 52(4):1185-1187, 2005. [doi]

Abstract

Abstract is missing.