A Novel Low-Power Logic Circuit Design Scheme

Janusz A. Starzyk, Haibo He. A Novel Low-Power Logic Circuit Design Scheme. IEEE Trans. on Circuits and Systems, 54-II(2):176-180, 2007. [doi]

Abstract

Abstract is missing.