On the optimal reconfiguration times for TMR circuits on SRAM based FPGAs

Luca Sterpone, Anees Ullah. On the optimal reconfiguration times for TMR circuits on SRAM based FPGAs. In 2013 NASA/ESA Conference on Adaptive Hardware and Systems (AHS-2013), Torino, Italy, June 24-27, 2013. pages 9-14, IEEE, 2013. [doi]

Authors

Luca Sterpone

This author has not been identified. Look up 'Luca Sterpone' in Google

Anees Ullah

This author has not been identified. Look up 'Anees Ullah' in Google