A superscalar architecture to exploit instruction level parallelism

Gordon B. Steven, Bruce Christianson, Roger Collins, Richard D. Potter, Fleur L. Steven. A superscalar architecture to exploit instruction level parallelism. Microprocessors and Microsystems, 20(7):391-400, 1997. [doi]

Bibliographies