The following publications are possibly variants of this publication:
- State-Transition-Aware Spilling Heuristic for MLC STT-RAM-Based RegistersYuanhui Ni, Zhiyao Gong, Weiwen Chen, Chengmo Yang, Keni Qiu. vlsi, 2017, 2017. [doi]
- FreePDK: An Open-Source Variation-Aware Design KitJames E. Stine, Ivan D. Castellanos, Michael Wood, Jeff Henson, Fred Love, W. Rhett Davis, Paul D. Franzon, Michael Bucher, Sunil Basavarajaiah, Julie Oh, Ravi Jenkal. mse 2007: 173-174 [doi]
- Configurable 2-D Linear Feedback Shift Registers for VLSI Built-in Self-test DesignsChien-In Henry Chen, Yingjie Zhou. vlsi, 2000(2):149-159, 2000. [doi]
- Variation-aware and adaptive-latency accesses for reliable low voltage cachesPo-Hao Wang, Wei-Chung Cheng, Yung-Hui Yu, Tang-Chieh Kao, Chi-Lun Tsai, Pei-Yao Chang, Tay-Jyi Lin, Jinn-Shyan Wang, Tien-Fu Chen. vlsi 2013: 358-363 [doi]