Traversal caches: a first step towards FPGA acceleration of pointer-based data structures

Greg Stitt, Gaurav Chaudhari, James Coole. Traversal caches: a first step towards FPGA acceleration of pointer-based data structures. In Catherine H. Gebotys, Grant Martin, editors, Proceedings of the 6th International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2008, Atlanta, GA, USA, October 19-24, 2008. pages 61-66, ACM, 2008. [doi]

Authors

Greg Stitt

This author has not been identified. Look up 'Greg Stitt' in Google

Gaurav Chaudhari

This author has not been identified. Look up 'Gaurav Chaudhari' in Google

James Coole

This author has not been identified. Look up 'James Coole' in Google