Navabi Zainalabedin, Verilog Digital System Design: Register Transfer Level Synthesis, Testbench, & Verification (second ed.), McGraw Hill, New York (2006) ISBN 0-07-144564-1 Hardcover, pp 384, plus XVI - researchr publication references

researchr

You are not signed in
Sign in
Sign up

Mile K. Stojcev. Navabi Zainalabedin, Verilog Digital System Design: Register Transfer Level Synthesis, Testbench, & Verification (second ed.), McGraw Hill, New York (2006) ISBN 0-07-144564-1 Hardcover, pp 384, plus XVI. Microelectronics Reliability, 48(1):167-168, 2008. [doi]

No references recorded for this publication.

No citations of this publication recorded.

runs on WebDSL