Efficient Memory Partitioning for Parallel Data Access in FPGA via Data Reuse

Jincheng Su, Fan Yang, Xuan Zeng, Dian Zhou, Jie Chen. Efficient Memory Partitioning for Parallel Data Access in FPGA via Data Reuse. IEEE Trans. on CAD of Integrated Circuits and Systems, 36(10):1674-1687, 2017. [doi]

Authors

Jincheng Su

This author has not been identified. Look up 'Jincheng Su' in Google

Fan Yang

This author has not been identified. Look up 'Fan Yang' in Google

Xuan Zeng

This author has not been identified. Look up 'Xuan Zeng' in Google

Dian Zhou

This author has not been identified. Look up 'Dian Zhou' in Google

Jie Chen

This author has not been identified. Look up 'Jie Chen' in Google