A Hardware-Friendly Low-Bit Power-of-Two Quantization Method for CNNs and Its FPGA Implementation - researchr publication related

researchr

You are not signed in
Sign in
Sign up

Xuefu Sui, Qunbo Lv, Yang Bai, Baoyu Zhu, Liangjie Zhi, Yuanbo Yang, Zheng Tan. A Hardware-Friendly Low-Bit Power-of-Two Quantization Method for CNNs and Its FPGA Implementation. Sensors, 22(17):6618, 2022. [doi]

The following publications are possibly variants of this publication:

A Hardware-Friendly High-Precision CNN Pruning Method and Its FPGA ImplementationXuefu Sui, Qunbo Lv, Liangjie Zhi, Baoyu Zhu, Yuanbo Yang, Yu Zhang, Zheng Tan. sensors, 23(2):824, January 2023. [doi]

A chip-level path-delay-distribution based Dual-VDD method for low power FPGA (abstract only)Jianfeng Zhu, Dong Wu, Yaru Yan, Xiao Yu, Hu He, Liyang Pan. fpga 2011: 281 [doi]

runs on WebDSL