FPGA and ASIC square root designs for high performance and power efficiency - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Shashank Suresh, Spiridon F. Beldianu, Sotirios G. Ziavras. FPGA and ASIC square root designs for high performance and power efficiency. In 24th International Conference on Application-Specific Systems, Architectures and Processors, ASAP 2013, Washington, DC, USA, June 5-7, 2013. pages 269-272, IEEE, 2013. [doi]

This author has not been identified. Look up 'Shashank Suresh' in GoogleThis author has not been identified. Look up 'Spiridon F. Beldianu' in GoogleThis author has not been identified. Look up 'Sotirios G. Ziavras' in Google

runs on WebDSL