Area-efficient LUT circuit design based on asymmetry of MTJ's current switching for a nonvolatile FPGA - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Daisuke Suzuki, Masanori Natsui, Takahiro Hanyu. Area-efficient LUT circuit design based on asymmetry of MTJ's current switching for a nonvolatile FPGA. In 55th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2012, Boise, ID, USA, August 5-8, 2012. pages 334-337, IEEE, 2012. [doi]

This author has not been identified. Look up 'Daisuke Suzuki' in GoogleThis author has not been identified. Look up 'Masanori Natsui' in GoogleThis author has not been identified. Look up 'Takahiro Hanyu' in Google

runs on WebDSL