Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Chin-Ngai Sze, Wangning Long, Yu-Liang Wu, Jinian Bian. Accelerating Logic Rewiring Using Implication Analysis Tree. IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 85-A(12):2725-2736, 2002. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: Logic synthesis for low power using clock gating and rewiringTak-Kei Lam, Steve Yang, Wai-Chung Tang, Yu-Liang Wu. glvlsi 2010: 179-184 [doi]
The following publications are possibly variants of this publication: