Fault insertion techniques and models for digital logic simulation - researchr publication references

researchr

You are not signed in
Sign in
Sign up

Stephen A. Szygenda, Edward W. Thompson. Fault insertion techniques and models for digital logic simulation. In AFIPS Fall Joint Computing Conference (2). pages 875-884, 1972. [doi]

No references recorded for this publication.

No citations of this publication recorded.

runs on WebDSL