Fault insertion techniques and models for digital logic simulation

Stephen A. Szygenda, Edward W. Thompson. Fault insertion techniques and models for digital logic simulation. In AFIPS Fall Joint Computing Conference (2). pages 875-884, 1972. [doi]

Abstract

Abstract is missing.