Design of CNTFET-based Ternary Logic circuits using Low power Encoder - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Siddharth T, Sharvani Gadgil, Chetan Vudadha. Design of CNTFET-based Ternary Logic circuits using Low power Encoder. In IEEE International Symposium on Smart Electronic Systems, iSES 2022, Warangal, India, December 18-22, 2022. pages 142-147, IEEE, 2022. [doi]

This author has not been identified. Look up 'Siddharth T' in GoogleThis author has not been identified. Look up 'Sharvani Gadgil' in GoogleThis author has not been identified. Look up 'Chetan Vudadha' in Google

runs on WebDSL