An Implementation of a Grid Square Codes Generator on a RISC-V Processor

Jubee Tada, Keiichi Satoh. An Implementation of a Grid Square Codes Generator on a RISC-V Processor. In Eighth International Symposium on Computing and Networking Workshops, CANDAR 2020 Workshops, Naha, Japan, November 24-27, 2020. pages 294-297, IEEE, 2020. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.