An Instruction Throughput Model of Superscalar Processors

Tarek M. Taha, D. Scott Wills. An Instruction Throughput Model of Superscalar Processors. IEEE Transactions on Computers, 57(3):389-403, 2008. [doi]

Authors

Tarek M. Taha

This author has not been identified. Look up 'Tarek M. Taha' in Google

D. Scott Wills

This author has not been identified. Look up 'D. Scott Wills' in Google