4.5 A 16nm FinFET heterogeneous nona-core SoC complying with ISO26262 ASIL-B: Achieving 10-7 random hardware failures per hour reliability

Chikafumi Takahashi, Shinichi Shibahara, Kazuki Fukuoka, Jun Matsushima, Yuko Kitaji, Yasuhisa Shimazaki, Hirotaka Hara, Takahiro Irita. 4.5 A 16nm FinFET heterogeneous nona-core SoC complying with ISO26262 ASIL-B: Achieving 10-7 random hardware failures per hour reliability. In 2016 IEEE International Solid-State Circuits Conference, ISSCC 2016, San Francisco, CA, USA, January 31 - February 4, 2016. pages 80-81, IEEE, 2016. [doi]

Authors

Chikafumi Takahashi

This author has not been identified. Look up 'Chikafumi Takahashi' in Google

Shinichi Shibahara

This author has not been identified. Look up 'Shinichi Shibahara' in Google

Kazuki Fukuoka

This author has not been identified. Look up 'Kazuki Fukuoka' in Google

Jun Matsushima

This author has not been identified. Look up 'Jun Matsushima' in Google

Yuko Kitaji

This author has not been identified. Look up 'Yuko Kitaji' in Google

Yasuhisa Shimazaki

This author has not been identified. Look up 'Yasuhisa Shimazaki' in Google

Hirotaka Hara

This author has not been identified. Look up 'Hirotaka Hara' in Google

Takahiro Irita

This author has not been identified. Look up 'Takahiro Irita' in Google