An Optimized Implementation of AES-GCM for FPGA Acceleration Using High-Level Synthesis

Tsubasa Takaki, Yang Li 0001, Kazuo Sakiyama, Shoei Nashimoto, Daisuke Suzuki, Takeshi Sugawara. An Optimized Implementation of AES-GCM for FPGA Acceleration Using High-Level Synthesis. In 9th IEEE Global Conference on Consumer Electronics, GCCE 2020, Kobe, Japan, October 13-16, 2020. pages 176-180, IEEE, 2020. [doi]

Authors

Tsubasa Takaki

This author has not been identified. Look up 'Tsubasa Takaki' in Google

Yang Li 0001

This author has not been identified. Look up 'Yang Li 0001' in Google

Kazuo Sakiyama

This author has not been identified. Look up 'Kazuo Sakiyama' in Google

Shoei Nashimoto

This author has not been identified. Look up 'Shoei Nashimoto' in Google

Daisuke Suzuki

This author has not been identified. Look up 'Daisuke Suzuki' in Google

Takeshi Sugawara

This author has not been identified. Look up 'Takeshi Sugawara' in Google