An Optimized Implementation of AES-GCM for FPGA Acceleration Using High-Level Synthesis

Tsubasa Takaki, Yang Li 0001, Kazuo Sakiyama, Shoei Nashimoto, Daisuke Suzuki, Takeshi Sugawara. An Optimized Implementation of AES-GCM for FPGA Acceleration Using High-Level Synthesis. In 9th IEEE Global Conference on Consumer Electronics, GCCE 2020, Kobe, Japan, October 13-16, 2020. pages 176-180, IEEE, 2020. [doi]

Abstract

Abstract is missing.