HIE-block latency insertion method for fast transient simulation of nonuniform multiconductor transmission lines - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Takahiro Takasaki, Tadatoshi Sekine, Hideki Asai. HIE-block latency insertion method for fast transient simulation of nonuniform multiconductor transmission lines. In 19th Asia and South Pacific Design Automation Conference, ASP-DAC 2014, Singapore, January 20-23, 2014. pages 774-779, IEEE, 2014. [doi]

This author has not been identified. Look up 'Takahiro Takasaki' in GoogleThis author has not been identified. Look up 'Tadatoshi Sekine' in GoogleThis author has not been identified. Look up 'Hideki Asai' in Google

runs on WebDSL