Wafer-scale VLSI realization using programmable architecture

Atsushi Takata, Minoru Watanabe, Nobuya Watanabe. Wafer-scale VLSI realization using programmable architecture. In IEEE International Conference on Consumer Electronics, ICCE 2024, Las Vegas, NV, USA, January 6-8, 2024. pages 1-2, IEEE, 2024. [doi]

Authors

Atsushi Takata

This author has not been identified. Look up 'Atsushi Takata' in Google

Minoru Watanabe

This author has not been identified. Look up 'Minoru Watanabe' in Google

Nobuya Watanabe

This author has not been identified. Look up 'Nobuya Watanabe' in Google