A 32-Mb SPRAM With 2T1R Memory Cell, Localized Bi-Directional Write Driver and `1'/`0' Dual-Array Equalized Reference Scheme

Riichiro Takemura, Takayuki Kawahara, Katsuya Miura, Hiroyuki Yamamoto, Jun Hayakawa, Nozomu Matsuzaki, Kazuo Ono, Michihiko Yamanouchi, Kenchi Ito, Hiromasa Takahashi, Shoji Ikeda, Haruhiro Hasegawa, Hideyuki Matsuoka, Hideo Ohno. A 32-Mb SPRAM With 2T1R Memory Cell, Localized Bi-Directional Write Driver and `1'/`0' Dual-Array Equalized Reference Scheme. J. Solid-State Circuits, 45(4):869-879, 2010. [doi]

Authors

Riichiro Takemura

This author has not been identified. Look up 'Riichiro Takemura' in Google

Takayuki Kawahara

This author has not been identified. Look up 'Takayuki Kawahara' in Google

Katsuya Miura

This author has not been identified. Look up 'Katsuya Miura' in Google

Hiroyuki Yamamoto

This author has not been identified. Look up 'Hiroyuki Yamamoto' in Google

Jun Hayakawa

This author has not been identified. Look up 'Jun Hayakawa' in Google

Nozomu Matsuzaki

This author has not been identified. Look up 'Nozomu Matsuzaki' in Google

Kazuo Ono

This author has not been identified. Look up 'Kazuo Ono' in Google

Michihiko Yamanouchi

This author has not been identified. Look up 'Michihiko Yamanouchi' in Google

Kenchi Ito

This author has not been identified. Look up 'Kenchi Ito' in Google

Hiromasa Takahashi

This author has not been identified. Look up 'Hiromasa Takahashi' in Google

Shoji Ikeda

This author has not been identified. Look up 'Shoji Ikeda' in Google

Haruhiro Hasegawa

This author has not been identified. Look up 'Haruhiro Hasegawa' in Google

Hideyuki Matsuoka

This author has not been identified. Look up 'Hideyuki Matsuoka' in Google

Hideo Ohno

This author has not been identified. Look up 'Hideo Ohno' in Google