Analysis of ESD discharge current distribution and area optimization of VDMOS gate protection structure

Wing-Shan Tam, Oi-Ying Wong, Tsz-Ching Ng, Chi-Wah Kok, Hei Wong. Analysis of ESD discharge current distribution and area optimization of VDMOS gate protection structure. Microelectronics Reliability, 50(5):622-626, 2010. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.