A built-in testing scheme for ic memories by considering address decoder and cell array separately

Hideo Tamamoto, Hirotomo Sakusabe, Yuichi Narita. A built-in testing scheme for ic memories by considering address decoder and cell array separately. Systems and Computers in Japan, 18(10):25-34, 1987. [doi]

Abstract

Abstract is missing.