A 2.4GHz WLAN transceiver with fully-integrated highly-linear 1.8V 28.4dBm PA, 34dBm T/R switch, 240MS/s DAC, 320MS/s ADC, and DPLL in 32nm SoC CMOS - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Yulin Tan, Jon Duster, Chang-Tsung Fu, Erkan Alpman, Ajay Balankutty, Chun C. Lee, Ashoke Ravi, Stefano Pellerano, Kailash Chandrashekar, Hyung Seok Kim, Brent R. Carlton, Ssatoshi Suzuki, M. Shafi, Yorgos Palaskas, Hasnain Lakdawala. A 2.4GHz WLAN transceiver with fully-integrated highly-linear 1.8V 28.4dBm PA, 34dBm T/R switch, 240MS/s DAC, 320MS/s ADC, and DPLL in 32nm SoC CMOS. In Symposium on VLSI Circuits, VLSIC 2012, Honolulu, HI, USA, June 13-15, 2012. pages 76-77, IEEE, 2012. [doi]

This author has not been identified. Look up 'Yulin Tan' in GoogleThis author has not been identified. Look up 'Jon Duster' in GoogleThis author has not been identified. Look up 'Chang-Tsung Fu' in GoogleThis author has not been identified. Look up 'Erkan Alpman' in GoogleThis author has not been identified. Look up 'Ajay Balankutty' in GoogleThis author has not been identified. Look up 'Chun C. Lee' in GoogleThis author has not been identified. Look up 'Ashoke Ravi' in GoogleThis author has not been identified. Look up 'Stefano Pellerano' in GoogleThis author has not been identified. Look up 'Kailash Chandrashekar' in GoogleThis author has not been identified. Look up 'Hyung Seok Kim' in GoogleThis author has not been identified. Look up 'Brent R. Carlton' in GoogleThis author has not been identified. Look up 'Ssatoshi Suzuki' in GoogleThis author has not been identified. Look up 'M. Shafi' in GoogleThis author has not been identified. Look up 'Yorgos Palaskas' in GoogleThis author has not been identified. Look up 'Hasnain Lakdawala' in Google

runs on WebDSL