Low-Voltage, Low-Distortion and Rail-to-Rail CMOS Sample and Hold Circuit

Koichi Tanno, Kiminobu Sato, Hisashi Tanaka, Okihiko Ishizuka. Low-Voltage, Low-Distortion and Rail-to-Rail CMOS Sample and Hold Circuit. IEICE Transactions, 88-A(10):2696-2698, 2005. [doi]

Authors

Koichi Tanno

This author has not been identified. Look up 'Koichi Tanno' in Google

Kiminobu Sato

This author has not been identified. Look up 'Kiminobu Sato' in Google

Hisashi Tanaka

This author has not been identified. Look up 'Hisashi Tanaka' in Google

Okihiko Ishizuka

This author has not been identified. Look up 'Okihiko Ishizuka' in Google