Fast Algorithms for Computer IDDQ Tests for Combination Circuits

Paul J. Thadikaran, Sreejit Chakravarty. Fast Algorithms for Computer IDDQ Tests for Combination Circuits. In 9th International Conference on VLSI Design (VLSI Design 1996), 3-6 January 1996, Bangalore, India. pages 103-106, IEEE Computer Society, 1996. [doi]

Abstract

Abstract is missing.