Delay-Based Neural Computation: Pulse Routing Architecture and Benchmark Application in FPGA

Vasilis N. Thanasoulis, Bernhard Vogginger, Johannes Partzsch, Christian Mayr 0001. Delay-Based Neural Computation: Pulse Routing Architecture and Benchmark Application in FPGA. In 28th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2021, Dubai, United Arab Emirates, November 28 - Dec. 1, 2021. pages 1-5, IEEE, 2021. [doi]

Authors

Vasilis N. Thanasoulis

This author has not been identified. Look up 'Vasilis N. Thanasoulis' in Google

Bernhard Vogginger

This author has not been identified. Look up 'Bernhard Vogginger' in Google

Johannes Partzsch

This author has not been identified. Look up 'Johannes Partzsch' in Google

Christian Mayr 0001

This author has not been identified. Look up 'Christian Mayr 0001' in Google