Himanshu Thapliyal, Nagarajan Ranganathan. Design of Efficient Reversible Binary Subtractors Based on a New Reversible Gate. In IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2009, 13-15 May 2009, Tampa, Florida, USA. pages 229-234, IEEE Computer Society, 2009. [doi]
No references recorded for this publication.
No citations of this publication recorded.