SASA: A Scalable and Automatic Stencil Acceleration Framework for Optimized Hybrid Spatial and Temporal Parallelism on HBM-based FPGAs

Xingyu Tian, Zhifan Ye, Alec Lu, Licheng Guo, Yuze Chi, Zhenman Fang. SASA: A Scalable and Automatic Stencil Acceleration Framework for Optimized Hybrid Spatial and Temporal Parallelism on HBM-based FPGAs. TRETS, 16(2), June 2023. [doi]

Authors

Xingyu Tian

This author has not been identified. Look up 'Xingyu Tian' in Google

Zhifan Ye

This author has not been identified. Look up 'Zhifan Ye' in Google

Alec Lu

This author has not been identified. Look up 'Alec Lu' in Google

Licheng Guo

This author has not been identified. Look up 'Licheng Guo' in Google

Yuze Chi

This author has not been identified. Look up 'Yuze Chi' in Google

Zhenman Fang

This author has not been identified. Look up 'Zhenman Fang' in Google