A Hardware/Software Partitioning Algorithm for Processor Cores with Packed SIMD-Type Instructions

Nozomu Togawa, Koichi Tachikake, Yuichiro Miyaoka, Masao Yanagisawa, Tatsuo Ohtsuki. A Hardware/Software Partitioning Algorithm for Processor Cores with Packed SIMD-Type Instructions. IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 86-A(12):3218-3224, 2003. [doi]

Authors

Nozomu Togawa

This author has not been identified. Look up 'Nozomu Togawa' in Google

Koichi Tachikake

This author has not been identified. Look up 'Koichi Tachikake' in Google

Yuichiro Miyaoka

This author has not been identified. Look up 'Yuichiro Miyaoka' in Google

Masao Yanagisawa

This author has not been identified. Look up 'Masao Yanagisawa' in Google

Tatsuo Ohtsuki

This author has not been identified. Look up 'Tatsuo Ohtsuki' in Google