Reducing Data Hazards on Multi-pipelined DSP Architecture with Loop Scheduling

Sissades Tongsima, Chantana Chantrapornchai, Edwin Hsing-Mean Sha, Nelson L. Passos. Reducing Data Hazards on Multi-pipelined DSP Architecture with Loop Scheduling. VLSI Signal Processing, 18(2):111-123, 1998. [doi]

Authors

Sissades Tongsima

This author has not been identified. Look up 'Sissades Tongsima' in Google

Chantana Chantrapornchai

This author has not been identified. Look up 'Chantana Chantrapornchai' in Google

Edwin Hsing-Mean Sha

This author has not been identified. Look up 'Edwin Hsing-Mean Sha' in Google

Nelson L. Passos

This author has not been identified. Look up 'Nelson L. Passos' in Google