A video DSP with a macroblock-level-pipeline and a SIMD type vector-pipeline architecture for MPEG2 CODEC

Masaki Toyokura, Hisahi Kodama, Eiji Miyagoshi, Koyoshi Okamoto, Masahiro Gion, Takayuki Minemaru, Akihiko Ohtani, Toshiyuki Araki, Hiroshi Takeno, Toshihide Akiyama, Brent Wilson, Kunitoshi Aono. A video DSP with a macroblock-level-pipeline and a SIMD type vector-pipeline architecture for MPEG2 CODEC. J. Solid-State Circuits, 29(12):1474-1481, December 1994. [doi]

Authors

Masaki Toyokura

This author has not been identified. Look up 'Masaki Toyokura' in Google

Hisahi Kodama

This author has not been identified. Look up 'Hisahi Kodama' in Google

Eiji Miyagoshi

This author has not been identified. Look up 'Eiji Miyagoshi' in Google

Koyoshi Okamoto

This author has not been identified. Look up 'Koyoshi Okamoto' in Google

Masahiro Gion

This author has not been identified. Look up 'Masahiro Gion' in Google

Takayuki Minemaru

This author has not been identified. Look up 'Takayuki Minemaru' in Google

Akihiko Ohtani

This author has not been identified. Look up 'Akihiko Ohtani' in Google

Toshiyuki Araki

This author has not been identified. Look up 'Toshiyuki Araki' in Google

Hiroshi Takeno

This author has not been identified. Look up 'Hiroshi Takeno' in Google

Toshihide Akiyama

This author has not been identified. Look up 'Toshihide Akiyama' in Google

Brent Wilson

This author has not been identified. Look up 'Brent Wilson' in Google

Kunitoshi Aono

This author has not been identified. Look up 'Kunitoshi Aono' in Google