Two systolic architectures for modular multiplication

Wei-Chang Tsai, C. B. Shung, Sheng-Jyh Wang. Two systolic architectures for modular multiplication. IEEE Trans. VLSI Syst., 8(1):103-107, 2000. [doi]

Authors

Wei-Chang Tsai

This author has not been identified. Look up 'Wei-Chang Tsai' in Google

C. B. Shung

This author has not been identified. Look up 'C. B. Shung' in Google

Sheng-Jyh Wang

This author has not been identified. Look up 'Sheng-Jyh Wang' in Google