Proportional Static-Phase-Error Reduction for Frequency-Multiplier-Based Delay-Locked-Loop Architecture

Yo-Hao Tu, Jen-Chieh Liu, Kuo-Hsing Cheng. Proportional Static-Phase-Error Reduction for Frequency-Multiplier-Based Delay-Locked-Loop Architecture. IEICE Transactions, 99-C(6):655-658, 2016. [doi]

Authors

Yo-Hao Tu

This author has not been identified. Look up 'Yo-Hao Tu' in Google

Jen-Chieh Liu

This author has not been identified. Look up 'Jen-Chieh Liu' in Google

Kuo-Hsing Cheng

This author has not been identified. Look up 'Kuo-Hsing Cheng' in Google