Proportional Static-Phase-Error Reduction for Frequency-Multiplier-Based Delay-Locked-Loop Architecture

Yo-Hao Tu, Jen-Chieh Liu, Kuo-Hsing Cheng. Proportional Static-Phase-Error Reduction for Frequency-Multiplier-Based Delay-Locked-Loop Architecture. IEICE Transactions, 99-C(6):655-658, 2016. [doi]

Abstract

Abstract is missing.