The following publications are possibly variants of this publication:
- An all-digital phase-locked loop with a PGTA-based TDC and a 0.6-V DCOZixuan Wang, Hao Ding, Hao Xu, Cong Zhang, Shanwen Hu, Xincun Ji, Xiaojuan Xia, Zhikuang Cai. ieiceee, 15(22):20180889, 2018. [doi]
- A 2.4-GHz All-Digital PLL With a 1-ps Resolution 0.9-mW Edge-Interchanging-Based Stochastic TDCJianhui Wu, Zixuan Wang, Chao Chen, Cheng Huang, Meng Zhang. tcas, 62-II(10):917-921, 2015. [doi]
- A Digital PLL Using Oversampling Delta-Sigma TDCChih-Lu Wei, Shen-Iuan Liu. tcas, 63-II(7):633-637, 2016. [doi]
- A 0.6-V 800-MHz All-Digital Phase-Locked Loop With a Digital Supply RegulatorKuo-Hsing Cheng, Jen-Chieh Liu, Hong-Yi Huang. tcas, 59-II(12):888-892, 2012. [doi]