Statistical Module Level Area and Delay Estimation

Akhilesh Tyagi. Statistical Module Level Area and Delay Estimation. VLSI Design, 5(2):141-153, 1997. [doi]

Abstract

Abstract is missing.