Design and analysis of low timing-skew clock generation for time-interleaved sampled-data systems

Design and analysis of low timing-skew clock generation for time-interleaved sampled-data systems. In ISCAS (4). pages 441-444, 2002. [doi]

Abstract

Abstract is missing.