High Throughput/Gate FN-Based Hardware Architectures for AES-OTR

Rei Ueno, Naofumi Homma, Tomonori Iida, Kazuhiko Minematsu. High Throughput/Gate FN-Based Hardware Architectures for AES-OTR. In IEEE International Symposium on Circuits and Systems, ISCAS 2019, Sapporo, Japan, May 26-29, 2019. pages 1-4, IEEE, 2019. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.