On-chip detection methodology for break-even time of power gated function units - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Kimiyoshi Usami, Yuya Goto, Kensaku Matsunaga, Satoshi Koyama, Daisuke Ikebuchi, Hideharu Amano, Hiroshi Nakamura. On-chip detection methodology for break-even time of power gated function units. In Vojin G. Oklobdzija, Barry Pangle, Naehyuck Chang, Naresh R. Shanbhag, Chris H. Kim, editors, Proceedings of the 2010 International Symposium on Low Power Electronics and Design, 2010, Austin, Texas, USA, August 18-20, 2010. pages 241-246, ACM, 2011. [doi]

This author has not been identified. Look up 'Kimiyoshi Usami' in GoogleThis author has not been identified. Look up 'Yuya Goto' in GoogleThis author has not been identified. Look up 'Kensaku Matsunaga' in GoogleThis author has not been identified. Look up 'Satoshi Koyama' in GoogleThis author has not been identified. Look up 'Daisuke Ikebuchi' in GoogleThis author has not been identified. Look up 'Hideharu Amano' in GoogleThis author has not been identified. Look up 'Hiroshi Nakamura' in Google

runs on WebDSL