Cost and power efficient timing error tolerance in flip-flop based microprocessor cores - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Stefanos Valadimas, Yiorgos Tsiatouhas, Angela Arapoyanni. Cost and power efficient timing error tolerance in flip-flop based microprocessor cores. In 17th IEEE European Test Symposium, ETS 2012, May 28th - June 1st 2012, Annecy, France. pages 1-6, IEEE Computer Society, 2012. [doi]

This author has not been identified. Look up 'Stefanos Valadimas' in GoogleThis author has not been identified. Look up 'Yiorgos Tsiatouhas' in GoogleThis author has not been identified. Look up 'Angela Arapoyanni' in Google

runs on WebDSL