Cost-Effective and Variable-Channel FastICA Hardware Architecture and Implementation for EEG Signal Processing

Lan-Da Van, Po-Yen Huang, Tsung-Che Lu. Cost-Effective and Variable-Channel FastICA Hardware Architecture and Implementation for EEG Signal Processing. VLSI Signal Processing, 82(1):91-113, 2016. [doi]

Abstract

Abstract is missing.