Miroslav N. Velev. Efficient formal verification of pipelined processors with instruction queues. In David Garrett, John Lach, Charles A. Zukowski, editors, Proceedings of the 14th ACM Great Lakes Symposium on VLSI 2004, Boston, MA, USA, April 26-28, 2004. pages 92-95, ACM, 2004. [doi]
@inproceedings{Velev04:3,
title = {Efficient formal verification of pipelined processors with instruction queues},
author = {Miroslav N. Velev},
year = {2004},
doi = {10.1145/988952.988975},
url = {http://doi.acm.org/10.1145/988952.988975},
researchr = {https://researchr.org/publication/Velev04%3A3},
cites = {0},
citedby = {0},
pages = {92-95},
booktitle = {Proceedings of the 14th ACM Great Lakes Symposium on VLSI 2004, Boston, MA, USA, April 26-28, 2004},
editor = {David Garrett and John Lach and Charles A. Zukowski},
publisher = {ACM},
isbn = {1-58113-853-9},
}