Miroslav N. Velev. Formal verification of pipelined processors with load-value prediction. In Ninth IEEE International High-Level Design Validation and Test Workshop 2004, Sonoma Valley, CA, USA, November 10-12, 2004. pages 41-46, IEEE Computer Society, 2004. [doi]
Abstract is missing.