Reducing Test Time of Power Constrained Test by Optimal Selection of Supply Voltage

Praveen Venkataramani, Vishwani D. Agrawal. Reducing Test Time of Power Constrained Test by Optimal Selection of Supply Voltage. In 26th International Conference on VLSI Design and 12th International Conference on Embedded Systems, Pune, India, January 5-10, 2013. pages 273-278, IEEE, 2013. [doi]

Abstract

Abstract is missing.