Diminished-1 Modulo 2:::n::: + 1 Squarer Design

Haridimos T. Vergos, Costas Efstathiou. Diminished-1 Modulo 2:::n::: + 1 Squarer Design. In 2004 Euromicro Symposium on Digital Systems Design (DSD 2004), Architectures, Methods and Tools, 31 August - 3 September 2004, Rennes, France. pages 380-386, IEEE Computer Society, 2004. [doi]

Authors

Haridimos T. Vergos

This author has not been identified. Look up 'Haridimos T. Vergos' in Google

Costas Efstathiou

This author has not been identified. Look up 'Costas Efstathiou' in Google