A Generic Network-on-Chip Architecture for Reconfigurable Systems: Implementation and Evaluation

Mário P. Véstias, Horácio C. Neto. A Generic Network-on-Chip Architecture for Reconfigurable Systems: Implementation and Evaluation. In Proceedings of the 2006 International Conference on Field Programmable Logic and Applications (FPL), Madrid, Spain, August 28-30, 2006. pages 1-4, IEEE, 2006. [doi]

Authors

Mário P. Véstias

This author has not been identified. Look up 'Mário P. Véstias' in Google

Horácio C. Neto

This author has not been identified. Look up 'Horácio C. Neto' in Google